

United States Patent and Trademark Office

UNITED STATES DAPARTMENT OF COMMERCE United States Vaient and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vaginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/636,179	08/07/2003	Scott N. Gatzemeier	400.240US01	1766
27073 7	590 01/04/2006		EXAMINER	
LEFFERT JAY & POLGLAZE, P.A.			KRAVETS, LEONID	
P.O. BOX 5810 MINNEAPOL	009 IS, MN 55458-1009		ART UNIT	PAPER NUMBER
	,		2189	
			DATE MAILED: 01/04/2000	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/636,179	1 **	GATZEMEIER ET AL.		
Office Action Summary	Examiner	Art Unit			
	Leonid Kravets	2189			
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet	with the correspondence ad	ldress		
A SHORTENED STATUTORY PERIOD FOR F WHICHEVER IS LONGER, FROM THE MAILII - Extensions of time may be available under the provisions of 37 of after SIX (6) MONTHS from the mailing date of this communicat - If NO period for reply is specified above, the maximum statutory - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUN CFR 1.136(a). In no event, however, may ion. period will apply and will expire SIX (6) MG y statute, cause the application to become	IICATION. a reply be timely filed DNTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on	29 November 2005.				
·— · · · · · _	This action is non-final.				
3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice up		•			
Disposition of Claims					
4)⊠ Claim(s) <u>1-24</u> is/are pending in the applic	cation.				
4a) Of the above claim(s) is/are wi	thdrawn from consideration.				
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-24</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction	and/or election requirement.				
Application Papers					
9) The specification is objected to by the Ex	aminer.				
10)⊠ The drawing(s) filed on 29 November 200	<u>05</u> is/are: a)⊠ accepted or b)	objected to by the Exan	niner.		
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the					
11)☐ The oath or declaration is objected to by	the Examiner. Note the attach	ed Office Action or form P1	ГО-152.		
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of: 1. Certified copies of the priority doct 2. Certified copies of the priority doct 3. Copies of the certified copies of the application from the International It * See the attached detailed Office action for	uments have been received. uments have been received in e priority documents have bee Bureau (PCT Rule 17.2(a)).	Application No en received in this National	Stage		
Attachment(s)	<i>,</i> , □	C			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-9) 	Paper N	w Summary (PTO-413) o(s)/Mail Date			
3) Information Disclosure Statement(s) (PTO-1449 or PTO- Paper No(s)/Mail Date	· · · · · · · · · · · · · · · · · · ·	f Informal Patent Application (PT	O-152)		

Art Unit: 2189

DETAILED ACTION

Response to Amendment

1. This Office Action has been issued in response to amendment filed 29 November 2005. Claims 1-24 are pending. Applicant's arguments have been carefully and fully considered in light of the instant amendment. Applicant's amendment necessitates a new rejection. Accordingly this action has been made **FINAL**.

Drawings

2. The objection to the drawings has been withdrawn due to the amendment filed 7 December, 2005.

÷

Art Unit: 2189

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 5. Claims 1-13, 16, 18-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Acharya (US Patent 6,055,184) further in view of Bruce et al (US Patent 6,529,416)

As per claim 1, the combination of Acharya and Bruce discloses a method for parallel erase block tagging a plurality of memory devices each having a plurality of memory blocks [Acharya discloses a method of tagging sectors that are subject to a parallel erase operation (Acharya, Col 3, lines 24-26), Bruce discloses performing operations on a plurality of flash memory chips operating in parallel with each other (Col 7 lines 63-64)], the method comprising:

transmitting an erase pulse to each of the plurality of memory blocks of each memory

device, wherein only those blocks that are not erase block tagged receive the erase pulse; [The address generator 116, sends pulses to each tag latch 114. Since each tag latch is attached to a block 104, an erase pulse is sent to each erase block. The tag latch of Acharya then forwards the erase pulse to those blocks that are tagged for erasure. Thus, only those blocks that are erase block tagged receive the erase pulse. Note that in Acharya, the tagged blocks are equivalent to the untagged blocks of the claim (Col3, lines 24-26; Col 5, Lines 4-16; Fig 1, Ref 116, 114, 104)]:

determining a memory erase block status for the plurality of memory blocks (Acharya, Col 3, lines 23-24); and

transmitting a parallel erase block tagging data burst to the plurality of memory devices

[Bruce describes sending erase command sequences directed at flash chips in a sequential manner by DMA controller on a flash bus, rendering flash bus unavailable during the launching of the commands. A burst is defined as transfer of a block of data all at one time without a break. Thus, Bruce discloses transmitting a parallel erase block tagging data burst to the plurality of memory devices (Col 7, lines 50-54)], the data burst comprising erase block tag patterns for at least one of the memory devices [The data burst of Bruce has erase command sequences (Col 7, line 50), Acharya further discloses erasing sectors that are tagged for erasure (Col 3, lines 24-26)].

Art Unit: 2189

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the sending of erase commands in parallel to flash chips of Bruce into the system of erasing tagged blocks of Acharya since Bruce and Acharya form the same field of endeavor, namely memory operations and this would allow for faster operation of the memory devices.

As per claim 2, the method of Acharya and Bruce discloses the method of claim 1 wherein determining a memory block status comprises reading each memory cell in a memory block [Acharya discloses the testing method where the erased sectors can be tested to ensure that the memory cells have all been properly erased (Col 8, lines 8-9)].

As per claim 3, the combination of Acharya and Bruce discloses the method of claim 1 wherein writing the parallel erase block tagging data burst to the plurality of memory devices comprises writing a portion of the data burst to a first erase block latch in the at least one memory device [Acharya discloses one tag register associated with each sector utilized to tag a sector for erase, each tag register receives a sector select signal (Col 5, lines 5-7 and 10-12)].

As per claim 4, the combination of Acharya and Bruce discloses the method of claim 3 wherein the portion of the data burst is converted to a logical address of the first erase block latch [Acharya discloses using address signals in a sector decoder circuit to generate sector select signals for the tag registers (Col 5, lines 20-22)].

Art Unit: 2189

As per claim 5, the combination of Acharya and Bruce discloses the method of claim 3 and further including continuing to transmit erase pulses to the plurality of memory blocks until all of the erase block latches indicate that the plurality of memory blocks of each of the plurality of memory devices are erased [Acharya discloses that parallel erase operations of smaller and smaller sets of sectors can be repeated until no sector fails an erase test (Col 3, lines 26-28)].

As per claim 6, the combination of Acharya and Bruce discloses a method for parallel erase block tagging a plurality of memory devices each having a plurality of memory blocks [Acharya discloses a method of tagging sectors that are subject to a parallel erase operation (Acharya, Col 3, lines 24-26), Bruce discloses performing operations on a plurality of flash memory chips operating in parallel with each other (Col 7 lines 63-64)] including a plurality of memory cells (Acharya, Col 3, line 19), each memory block having an erase block latch [Acharya discloses one tag register associated with each sector utilized to tag a sector for erase, each tag register receives a sector select signal (Col 5, lines 5-7 and 10-12)], the method comprising: transmitting an erase pulse to each of the plurality of memory blocks of each memory

device, wherein only those blocks that are not erase block tagged receive the erase pulse; [The address generator 116, sends pulses to each tag latch 114. Since each tag latch is attached to a block 104, an erase pulse is sent to each erase block. The tag latch of Acharya then forwards the erase pulse to those

Art Unit: 2189

blocks that are tagged for erasure. Thus, only those blocks that are erase block tagged receive the erase pulse. Note that in Acharya, the tagged blocks are equivalent to the untagged blocks of the claim (Col3, lines 24-26; Col 5, Lines 4-16; Fig 1, Ref 116, 114, 104)]:

Page 7

reading the plurality of memory cells to determine the memory erase block status for each of the plurality of memory blocks (Acharya, Col 3, lines 23-24); and transmitting a parallel erase block tagging data burst to the plurality of memory devices IBruce describes sending erase command sequences directed at flash chips in a sequential manner by DMA controller on a flash bus, rendering flash bus unavailable during the launching of the commands. A burst is defined as transfer of a block of data all at one time without a break. Thus, Bruce discloses transmitting a parallel erase block tagging data burst to the plurality of memory devices (Col 7, lines 50-54)], the data burst comprising a plurality of erase block tag patterns [The data burst of Bruce has erase command sequences (Col 7, line 50). Acharva further discloses erasing sectors that are tagged for erasure (Col 3, lines 24-26)], each erase block tag pattern indicating which of the erase block latches to set in response to the memory erase block status [Acharya further discloses erasing sectors that have registers tagged for erasure (Col 5, lines 7-8)].

As per claim 7, the combination of Acharya and Bruce discloses the method of claim 6, and further including programming the plurality of memory blocks prior to

transmitting the erase pulses [Acharya discloses that programming and erase operation of an EEPROM can consume considerable time, thus showing that the operations are done as a pair (Col 1, lines 66-67)].

As per claim 8, the combination of Acharya and Bruce discloses the method of claim 6 wherein the plurality of memory devices are flash memory devices (Acharya, Col 2, lines 19-20).

As per claim 9, the combination of Acharya and Bruce discloses the method of claim 8, wherein the plurality of flash memory devices are NAND flash memory devices (Col 8, lines 50-53).

As per claim 10, the combination of Acharya and Bruce discloses the method of claim 8, wherein the plurality of flash memory devices are NOR flash memory devices (Col 5, line 67- Col 6, line 1).

As per claim 11, the combination of Acharya and Bruce discloses a method for parallel erase block tagging a plurality of memory devices in a testing apparatus [Acharya discloses erasing memory blocks for testing of memory, thus in a testing apparatus (Col 2, lines 40-42)], each memory device having a plurality of memory blocks organized into sectors and including a plurality of memory cells (Acharya, Col 3,

lines 19), each memory block having an erase block latch (Acharya, Col 5, lines 5-8), the method comprising:

transmitting an erase pulse to each of the plurality of memory blocks of each memory device, wherein only those blocks that are not erase block tagged receive the erase pulse; [The address generator 116, sends pulses to each tag latch 114. Since each tag latch is attached to a block 104, an erase pulse is sent to each erase block. The tag latch of Acharya then forwards the erase pulse to those blocks that are tagged for erasure. Thus, only those blocks that are erase block tagged receive the erase pulse. Note that in Acharya, the tagged blocks are equivalent to the untagged blocks of the claim (Col3, lines 24-26; Col 5, Lines 4-16; Fig 1, Ref 116, 114, 104)]:

reading the plurality of memory cells to determine the memory erase block status for each of the plurality of memory blocks (Acharya, Col 3, lines 23-24);

- if at least one memory block is still programmed, generating an erase block tag pattern for each memory block still programmed [Acharya discloses that parallel erase operations of smaller and smaller sets of sectors can be repeated until no sector fails an erase test (Col 3, lines 26-28)].;
- patterns for a predetermined sector address [In order to transmit a data burst, one must be generated, Bruce describes that erase command sequences are transmitted to the flash chips (Col 7, lines 50-54), Acharya discloses that address

Art Unit: 2189

signals are sent to a sector decoder which then generates sector select signals to select sectors for erase (Col 5, lines 20-25)];

transmitting the plurality of data bursts to the plurality of memory devices, each erase block tag pattern indicating which of the erase block latches to set in response to the memory erase block status [the data burst of Bruce containing erase command sequences, and the address signals of Acharya indicate which sector registers to erase from those tagged in Acharya]; and

setting the erase block latches in response to the erase block tag patterns [tag registers are utilized to tag a sector for erase, and are selected based on the sector select signals (Col 5, lines 7-8 and 24)].

As per claim 12, the combination of Acharya and Bruce discloses the method of claim 11 and further including translating each erase block tag pattern received in a data burst to a logical address for a predetermined memory device [Acharya discloses using address signals in a sector decoder circuit to generate sector select signals for the tag registers (Col 5, lines 20-22)].

As per claim 13, the combination of Acharya and Bruce discloses an apparatus for parallel erase block tagging (Acharya, Col 3, lines 24-26) comprising:

A plurality of memory devices (Bruce, Col 7, line 51), each memory device comprising a plurality of memory blocks (Acharya, Col 3, lines 18-20), each memory block

Art Unit: 2189

having an erase block tag latch (Acharya, Col 5, lines 5-6); that prevents erase pulses transmitted to a particular memory block from being received by the memory block [The erase block tag latch (Fig 1, Ref 114) prevents each memory block from receiving the erase pulse based on the status of the tag (Col 5, Lines 4-16)];

A plurality of data input/output lines coupled to the plurality of memory devices (Bruce, Col 4, lines 26-29); and

A processor coupled to the plurality of data input/output lines [Processor is coupled to the flash device through a local bus, attached to a DMA controller, attached to the flash bus for controlling testing operations of the plurality of memory devices (Bruce, Col 4, lines 22-23, Fig. 1, Ref 20, 22, 12, 16)], the processor capable of generating data bursts comprising a plurality of erase block tag patterns that are transmitted to each of the plurality of memory devices in parallel [The processor sends requests through the DMA controller, the requests are directed at flash chips in a sequential manner by DMA controller on a flash bus, rendering flash bus unavailable during the launching of the commands. A burst is defined as transfer of a block of data all at one time without a break. Thus, Bruce discloses a processor generating and transmitting parallel erase block tagging data bursts to the plurality of memory devices (Col 4, lines 21-28, Col 7, lines 50-54)].

As per claim 16, Acharya and Bruce disclose the apparatus of claim 13, wherein the plurality of memory devices are capable of decoding a received erase block tag

Art Unit: 2189

pattern from a data burst into a logical address corresponding to an erase block tag
latch [Acharya discloses that in a flash device a sector decoder circuit receives a
collection of address signals and generates sector select signals that are associated
with tag registers of each sector].

As per claim 18, Acharya and Bruce disclose the apparatus of claim 14 wherein each of the plurality of memory devices is capable of setting, substantially simultaneously, a first erase block tag latch in response to a received erase block tag pattern [Bruce discloses transmitting in parallel erase command sequences to flash chips (Col 7, lines 50-52, 63-64) Acharya discloses setting tag registers based on the sector select signal generated by the sector decoder signal (Col 5, 4-8 and 20-22)].

As per claim 19, Acharya and Bruce disclose an electronic system for parallel erase block tagging of memory devices [Bruce discloses performing operations on a plurality of flash memory chips operating in parallel with each other (Col 7 lines 63-64)], the system comprising:

A plurality of memory devices, each memory device comprising a plurality of memory blocks [Acharya discloses a method of tagging sectors that are subject to a parallel erase operation (Acharya, Col 3, lines 24-26)], each memory block having an associated erase block tag latch [Acharya discloses one tag register associated with each sector (Col 5, lines 5-6)] that prevents erase pulses transmitted to a particular memory block from being received by the memory

Art Unit: 2189

<u>block</u> [The erase block tag latch (Fig 1, Ref 114) prevents each memory block from receiving the erase pulse based on the status of the tag (Col 5, Lines 4-16)];
A plurality of data input/output lines coupled to the plurality of memory devices (Bruce,

Col 4, lines 26-29); and

A processor coupled to the plurality of data input/output lines for controlling testing operations of the plurality of memory devices [Processor is coupled to the flash device through a local bus, attached to a DMA controller, attached to the flash bus for controlling testing operations of the plurality of memory devices (Bruce, Col 4, lines 22-23, Fig. 1, Ref 20, 22, 12, 16)], the processor capable of transmitting an erase pulse to the plurality of memory blocks that are not erase block tagged (The processor of Bruce sends requests to the memory through the DMA controller. Acharya teaches erasing the sectors that are tagged for erasure (Col3, lines 24-26), this is equivalent to sending an erase pulse to the memory blocks that are not erase block tagged of the present claim], determining a memory erase block status for the plurality of memory blocks (Acharya, Col 3, lines 23-24), and transmitting a parallel erase block tagging data burst substantially simultaneously to the plurality of memory devices, the data burst comprising erase block tag patterns for setting an associated erase block tag latch in the plurality of the memory devices [The processor sends requests through the DMA controller, the requests are directed at flash chips in a sequential manner by DMA controller on a flash bus, rendering flash bus unavailable during the launching of the commands. A burst is defined as transfer

of a block of data all at one time without a break. Thus, Bruce discloses a processor generating and transmitting parallel erase block tagging data bursts to the plurality of memory devices (Col 4, lines 21-28, Col 7, lines 50-54). Acharya discloses decoding the tag patterns (address) to set erase block tag registers for erasure (Col 5, lines 20-24)].

As per claim 20, Bruce and Acharya disclose the system of claim 19 wherein an erase block tag latch is set when it has a logic high state (Col 5, lines 7-9).

As per claim 21, Bruce and Acharya disclose a method for parallel erase block tagging a plurality of memory devices each having a plurality of memory blocks including a plurality of memory cells [Acharya discloses a method of tagging sectors that are subject to a parallel erase operation (Acharya, Col 3, lines 24-26), each sector having memory cells (Col 3, line 19), Bruce discloses performing operations on a plurality of flash memory chips operating in parallel with each other (Col 7 lines 63-64)], each memory block having an erase block latch (Col 5, lines 5-6), the method comprising:

transmitting an erase pulse to <u>each of</u> the plurality of memory blocks <u>of each memory</u>

<u>device, wherein only those blocks</u> that are not erase block tagged <u>receive the</u>

<u>erase pulse;</u> [The address generator 116, sends pulses to each tag latch 114.

Since each tag latch is attached to a block 104, an erase pulse is sent to each erase block. The tag latch of Acharya then forwards the erase pulse to those

Art Unit: 2189

blocks that are tagged for erasure. Thus, only those blocks that are erase block tagged receive the erase pulse. Note that in Acharya, the tagged blocks are equivalent to the untagged blocks of the claim (Col3, lines 24-26; Col 5, Lines 4-16; Fig 1, Ref 116, 114, 104)]:

Reading the plurality of memory cells to determine the memory erase block status for each of the plurality of memory blocks (Acharya, Col 3, lines 23-24); and

Transmitting a parallel erase block tagging data burst to the plurality of memory devices

[Bruce describes sending erase command sequences directed at flash chips in a sequential manner by DMA controller on a flash bus, rendering flash bus unavailable during the launching of the commands. A burst is defined as transfer of a block of data all at one time without a break. Thus, Bruce discloses transmitting a parallel erase block tagging data burst to the plurality of memory devices (Col 7, lines 50-54)], the data burst comprising a plurality of erase block tag patterns [The data burst of Bruce has erase command sequences (Col 7, line 50), Acharya further discloses erasing sectors that are tagged for erasure (Col 3, lines 24-26)] each having an equivalent logical state such that when the plurality of memory devices receive the erase block tag patterns, the erase block latches are set to a predetermined state (Acharya, Col 5, lines 7-10).

As per claim 22, the combination of Acharya and Bruce discloses the method of claim 21 wherein the predetermined state is an erased state [In the system of Acharya, the tagged registers indicate the sector is to be erased, but the scope of the

specification is not limited to this and it is therefore obvious that the opposite state would also work in the same manner (Acharya, Col 5, lines 7-10)].

As per claim 23, the combination of Acharya and Bruce discloses the method of claim 21 wherein the predetermined state is an unerased state [In the system of Acharya, the tagged registers indicate the sector is to be erased and is thus in an unerased state (Acharya, Col 5, lines 7-10)].

As per claim 24, the combination of Acharya and Bruce discloses the method of claim 21 wherein the equivalent logical state is a logic low [In the system of Acharya, when all the registers are a logic low, they are de-selected and thus will not be erased (Acharya, Col 5, lines 7-10)].

6. Claims 14, 15 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Acharya in view of Bruce as applied to claim 13 above, and further in view of Mihara (US Patent 6,735,119).

As per claim 14, the combination of Acharya and Bruce teaches the apparatus of claim 13. Acharya and Bruce do not teach including a plurality of bit line drivers, each bit line driver coupled between a data input/output line and a memory device. Mihara discloses such a bit line driver [Mihara discloses that in a conventional EEPROM data is

latched from input/output port to all data latch circuits and the potential is raised by a bit line driver before being written into a memory cell (Col 1, lines 42-48)].

Page 17

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the bit line drivers of Mihara into the system of Acharya and Bruce since Acharya, Bruce and Mihara form the same field of endeavor, namely nonvolatile semiconductor devices, further by applicant's admission, bit line drivers are well known in the art and they allow for easily setting a bit high or low.

As per claim 15, the combined system of Acharya, Bruce and Mihara discloses the apparatus of claim 14 and further including a plurality of data latches, each data latch coupled between a data input/output and a bit line driver [Mihara discloses that in a conventional EEPROM data is latched from input/output port to all data latch circuits and the potential is raised by a bit line driver before being written into a memory cell (Col 1, lines 42-48)].

As per claim 17, the combined system of Acharya and Bruce discloses the apparatus of claim 13. They do not disclose a plurality of bit line drivers coupled to global bit lines of the memory device. Global bit lines and bit line drivers are well known in the art and their use is established. Further, Bruce discloses a bit line driver in his flash bus (Fig.1, Ref 18). Mihara discloses use of bit line drivers to raise the potential of bits (Col 1, lines 46-48). Acharya further discloses that the plurality of erase block tag patterns are transmitted to the plurality of erase block latches [collection of address]

Art Unit: 2189

signals are sent to the sector decoder circuit which generates sector select signals for the tag registers (Col 5, 20-25)].

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2189

8. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Leonid Kravets whose telephone number is 571-272-

2706. The examiner can normally be reached on Mon-Fri 8-430.

9. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew Kim can be reached at (571)272-4182. The fax phone number for

the organization where this application or proceeding is assigned is 703-872-9306.

10. Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Leonid Kravets
Patent Examiner

Art Unit 2189

December 14, 2005

BEHZAD JAMES PEIKARI PRIMARY EXAMINER

Page 19